EPTC Program Highlights
Advanced Program Schedule  is out. Have a presentation? Find the date and time  *Click Here
Hotel Booking *Click Here*

Special 20th Anniversary Program

Keynotes Presentations

BoG Meeting

First time ever the IEEE EPS Board Of Governors meeting is held outside USA. Many packaging experts who are members of BoG will be participating in the conference program.

Conference Banquet in S.E.A. Aquarium

Fine dining at a stunning and memorable backdrop with marine animals sighted through a panoramic window to the ocean.


Invited Presentations *Updated* Click Here*

List of Invited Presentations

1.      “Emerging NAND Memory Packaging Challenges”

Dr. Gokul Kumar 

2.“Interface Pattern Void Analysis in Face to Face Hybrid Wafer Bonding”

Dr Soon-Wook Kim

3.“Basic considerations to define a proper frontend backend interaction for die bonding”

Dr. Evelyn Napetschning 

4. "Technology Trends for Large Area Panel Level Packaging”

Tanja Braun 


5. “Thermal and Failure Analysis of Advanced Sub-Micron Devices Using Transient Thermoreflectance Thermography”

Andrew Tay


6.“Low temperature interconnect technology using Sn-Bi alloy system for high performance packages”

Kei Murayama 

 7.“Packaging for Performance Scaling”

Sam Karikalan 


8.“Microfluidic Electroless Interconnection Process for Low-Temperature, Pressureless Chip-stacking”

Dr. Robert Kao 

  9.“Advanced Interconnect Material Solutions for 5G Market”

Dr. Yuan Yuan Zhou 


10.“ESD, EOS and AMR”

Dr. Stevan Hunter

Professional Development Courses (PDC) Instructors

Introduction to fan-out wafer-level packaging, Dr. Beth Keser – Intel Corporation.

·     Advanced integrated circuit design for reliability, Dr. Richard Rao – Microsemi Corp, USA

       3D SIP For ASIC and DRAM Integration, Dr Li Li- Cisco Systems Inc.

       Understanding flip chip technology and its applications, Mr. Eric Perfecto – GLOBALFOUNDRIES.

·      Introduction to 3D interconnect and packaging technologies, Prof. Sarah Kim – Seoul National University of Science and   Technology.

·     Power Electronic Packaging Reliability, Materials, Assembly and Simulation - Dr Ning Cheng Lee, Dr Yong Liu, Prof Sheng Li


All Professional Development Courses (PDC) being presented at the 20th EPTC, in Singapore, have been approved to receive 0.35 Continuing Education Units (CEUs) or 3.5 Professional Development Hour (PDH). CEUs and PDH are recognized by employers for continuing professional development as a formal measure of participation and attendance in “non-credit” self-study courses, tutorials, symposia, and workshops. IEEE will issue a certificate in the attendee's name and the title of the PDC attended. Each attendee requesting this credit will need to complete a class survey form and a sign-in sheet requesting the credit. CEU/PDH records will be kept in a registry maintained by the IEEE Educational Activities Department in Piscataway, New Jersey.   EPS will underwrite the cost of this service.

The IEEE has been approved as an Authorized Provider by the International Association for Continuing Education and Training (IACET).  In obtaining this approval, the IEEE has demonstrated that it complies with the IACET Standards which are widely recognized as standards of good practice internationally.  As a result of their Authorized Provider membership status, IEEE is authorized to offer IACET CEUs for its programs that qualify under the IACET Standards.