Keynotes

Keynote Speakers

Mr. Wai Kooi Wong, Vice President, Corporate Quality, Xilinx


Extending Moore’s Law with Advanced Packages

Abstract: Since the advent of integrated circuit technology in 1958, the integration has been primarily monolithic. Unfortunately, due to physical and economic reasons, the vast majority of analog chips, digital chips, and memory chips are each built on separate technologies. Therefore, in order to deliver optimum system performance, power, and cost, it is desirable to integrate multiple different die, each using its own optimized technology, in a single package. Advanced packaging technologies, e.g. 3DIC, SSIT(stacked silicon Interconnect technology) etc., have been developed to extend scaling beyond the Moore’s Law to achieve higher transistor count, increased functionality and superior performance. Xilinx is the leading provider of all programmable FPGA (Field Programmable Gate Array) products. To achieve high performance, but low power and cost, Xilinx has developed an innovative SSIT technology that employs microbumps and through-silicon vias (TSVs) to integrate multiple FPGA die slices placed side-by-side on a passive silicon interposer, and successfully delivered the industry’s first 28nm homogeneous SSIT device. This technology is further developed for advanced technical nodes (20nm, 16nm and beyond) to allow integrating heterogeneous components such as Processor, FPGA, GPU, Memory, Serdes, etc. on the same interposer die enabling faster computing through reduced latency.The advance of packaging and assembly technology will be introduced, and the benefits of advanced packaging to the various products will be highlighted. Successful qualification of these products is driving the high growth in the applications e.g. cloud computing, embedded vision, industrial IOT, and 5G wireless etc.

Bio: WK Wong serves as Vice President of Corporate Quality, chartered to lead the definition, deployment and establishing of engineering, systems, cultural and customer relationship aspects of delivering Xilinx products to the highest quality standards.

Among WK’s global responsibilities are Quality methods, Engineering tools, industry systems and standards, supply chain quality, customer quality engineering, document control, device failure analysis and reliability engineering. He leads a worldwide quality organization chartered with driving continuous improvement of the company's corporate quality methodology for design, manufacture, training, measurement, and post-sale customer support for Xilinx products. Together with the worldwide sales team, WK actively engages customers to position Quality as an essential enabling factor in developing new business opportunities.

WK has 27 years’ experience in the Semiconductor industry with Intel Corp, Avago Corp and Xilinx. Prior to his position in Corporate Quality, he served in various positions in Process development, Product and Test engineering, New Product Introduction and Mobile device R&D.

Wong holds a B.Eng. in Electronics and Electrical engineering from the Science University of Malaysia and an MBA from the University of Bath, United Kingdom.


Dr. Rajendra Pendse, Senior Director, R&D, Qualcomm

Raj Pendse

The Evolution of Packaging Technology for Mobile Platforms – Where We have been and where we are headed

Abstract: With the plateauing of Moore’s Law for semiconductors, we are at a watershed moment in the evolution of Packaging technology, especially for the demanding use cases presented by the myriad manifestations of Mobile products.

We will look at the progression of Packaging technology for Mobile platforms starting with traditional packaging approaches, to the rapid adoption of Flip Chip and Wafer-level Packaging and the future direction as we enter the realm of 5G, the convergence of Cellular and Computing and last but not the least, the rapid emergence of Automotive electronics. We will map the trends in the various emerging implementations of Mobile technology, such as High band width/ low latency Wireless communication, Virtual/ Augmented Reality and IOT’s into the corresponding implications for the underlying Semiconductor and Packaging technologies and highlight the fundamental technology elements that are likely to drive the Packaging direction going forward.

Bio: Dr. Raj Pendse leads Packaging Strategy at Qualcomm, covering core Packaging technology for Application Processors, Modems and RF/Analog devices and use cases in Mobile and adjacent markets like Automotive and Servers.

Prior to Qualcomm, Raj held leadership roles at STATSChipPAC (now JCET), Hewlett-Packard Labs and National Semiconductor, where his work spanned the areas of Packaging for high-end microprocessors, ASIC’s, GPU’s and low-cost packaging solutions for Consumer hardware. His most recent focus has been on new Packaging for 5G which includes novel approaches like SoC partitioning, new Memory integration schemes and mm wave RF & antenna integration.  

Raj completed his BS in Materials Science from IIT Bombay with Top in Class honors and his Doctorate in Materials Science from UC Berkeley. 


Prof. C Bailey, University of Greenwich


Design tools and modeling for power electronics packages – current status and future challenges

Abstract: Packaging of power semiconductors and passives is seeing significant changes. For example, the use of wide band gap devices (SiC and GaN) is set to accelerate, and advanced packaging technologies such as die embedding, chip-on-board, and press-pack assembly are now being developed. New materials such as sintered interconnects are also being for interconnects.

To support development and application of these packaging technologies, modelling and simulation tools need to address a wide range of interacting physical phenomena. This presentation details the current status of modelling tools for power electronics packaging and details the challenges for electrical, thermal, reliability and robustness analysis. For example, the need for multi-domain, multi-scale and multi-objective optimisation toolsets will be discussed. The presentation will provide examples of current modelling toolsets and discuss future challenges.

Bio: Professor Bailey is Director of the Computational Mechanics and Reliability Group at the University of Greenwich, UK. He has a PhD in Computational Modeling, and an MBA in Technology Management. He joined the University of Greenwich in 1991 after a three-year post-doctoral fellowship at Carnegie-Mellon University. He has published over 300 papers on Design and Simulation of micro/nano-technology based processes and products and has managed many UK and International projects and worked closely with over 100 companies with regards their design, simulation and modelling requirements. 

In 2003 he was the Royal Society visiting Professor to Hong Kong. In 2007 he was and Programme Chair for High Density Packaging Conference in Shanghai, China, and also the local organizer of the IEEE sponsored EuroSime conference in London. In 2008 he was the General Chair for the Electronics System-integration Technology Conference (ESTC-2008) in Greenwich, London, and organiser of the Therminic Workshop in 2014. He is a member of the Board of Governors for IEEE EPS, Vice-President for EPS coference, and is UK Chapter Chair for the IEEE EPS and Reliability Societies. Chris is also leading the modelling and simulation activities on the new Heterogeneous Integration Roadmap. 


Panel Session

   Packaging Challenges & Opportunities of 5G-mm Wave Technology 

     Moderator - Prof. Rick Sturdivant, Department of Engineering and Computer Science, Azusa Pacific University, USA.

Image result for ricksturdivant


Bio: Prof. Rick Sturdivant is a recognized expert in the field of electronic packaging, transmit/receive modules, and phased arrays. He is coeditor of coeditor of coeditor of coeditor of RF and Microwave Microelectronics Packaging II (Springer Publishing, 2017), coauthor of Transmit Receive Modules for Radar and Communication Systems (Artech House, 2015), coauthor of Hands On Guide To Heat Transfer For Microwave and Millimeter-wave Electronics (Amazon.com eBook, 2015), and author of Microwave and Millimeter-wave Electronic Packaging (Artech House, 2013). He has also contributed several book chapters, numerous journal papers and conference papers. He holds seven U.S. patents. From 1989 to 2000 he engineered transmit receive modules for Hughes/Raytheon where he received the engineering excellence award for developing the world’s first tile array module. Since the year 2000, he has started several successful technology companies providing solutions for wireless, microwave, millimeter-wave, and high-speed products. He is an Assistant Professor at Azusa Pacific University Founder and Chief Technology Officer of MPT, Inc. He earned the Ph.D. degree from Colorado State University, M.A. degree from Biola University, M.S.E.E. degree from the University of California at Los Angeles, B.S.E.E. degree from the California State University at Long Beach, and the B.A. degree from Vanguard University. For more up to date information, visit his website at ricksturdivant.com.papers and conference papers. He holds seven U.S. patents. From 1989 to 2000 he engineered transmit receive modules for Hughes/Raytheon where he received the engineering excellence award for developing the world’s first tile array module. Since the year 2000, he has started several successful technology companies providing solutions for wireless, microwave, millimeter-wave, and high-speed products. He is an Assistant Professor at Azusa Pacific University Founder and Chief Technology Officer of MPT, Inc. He earned the Ph.D. degree from Colorado State University, M.A. degree from Biola University, M.S.E.E. degree from the University of California at Los Angeles, B.S.E.E. degree from the California State University at Long Beach, and the B.A. degree from Vanguard University. For more up to date information, visit his website at ricksturdivant.com.

http://www.apu.edu/clas/faculty/ricksturdivant/

Email: ricksturdivant@apu.edu

Brochure for Prof Rick's new book:  https://www.eptc-ieee.net/uploads/exhibitors-pdf/59e452e460509_697 Sturdivant flyer_US.pdf



Top
Web Design, Mobile (iPhone,Android) Apps Development | Website Design and Development | Graphic Design,SEO,SMO,SEM Services - Call +65-65613900 by singsys